

RSN34007F / RSN34007FT

Green Power Module (GPM)

650V 40A, 3-Phase Inverter IPM



Features

- 650V / 40A 3-Phase IGBT Inverter
- Low-Losses & Short-Circuit-Rated IGBTs
- Soft Reverse Recovery Diodes
- Built-In Bootstrap Diodes
- Very Low Thermal Resistance with DBC Substrate
- Separate Open-Emitters from Low-Side IGBTs
- Under-Voltage Lock-Out for high side and low side
- Short-Circuit Protection
- Over Temperature Protection (RSN3**07FT only)
- LVIC Temperature Output (RSN3**07F only)
- 3.3 V and 5V Input Logic Compatible : Active High
- Fault Signaling : LVIC UVLO and Short-circuit Protection
- Isolation Rating of 1500 Vrms/1 min
- UL 1557 Certified (File E540859)



Typical Applications

- Air-conditioner, Washing machine etc.
- Motor Control – Industrial Motor (AC 200 V Class)




Figure 1. Internal Circuit





Figure 2. Pin Configuration – Top View

Figure 3. T_c Measurement Point

PIN DESCRIPTION

Pin Number	Pin Name	Pin Description
(1-1)	V _{SS}	Common Supply Ground, connected to HVIC
(1-2)	V _{DDH}	High-Side Bias Voltage for U Phase IC
2	V _{BU}	High-Side Bias Voltage for U Phase IGBT Driving
3	V _{BV}	High-Side Bias Voltage for V Phase IGBT Driving
4	V _{BW}	High-Side Bias Voltage for W Phase IGBT Driving
5	IN(UH)	Signal Input for High-Side U Phase
6	IN(VH)	Signal Input for High-Side V Phase
7	IN(WH)	Signal Input for High-Side W Phase
8	V _{DDH}	High-Side Bias Voltage for U Phase IC
9	V _{SS}	Common Supply Ground, connected to HVIC
10	IN(UL)	Signal Input for Low-Side U Phase
11	IN(VL)	Signal Input for Low-Side V Phase
12	IN(WL)	Signal Input for Low-Side W Phase
13	V _{DDL}	Low-Side Bias Voltage for IC and IGBTs Driving
14	/FO	Fault Output
15	Csc	Input for Current Protection
16	V _{SS}	Common Supply Ground, connected to LVIC
17	V _{OT}	Voltage Output for LVIC Temperature
18	N _W	Negative DC-Link Input for W Phase
19	N _V	Negative DC-Link Input for V Phase
20	N _U	Negative DC-Link Input for U Phase
21	W	Output for W Phase
22	V	Output for V Phase
23	U	Output for U Phase
24	P	Positive DC-Link Input
25	NC	Not Connected

ABSOLUTE MAXIMUM RATINGS ($T_j = 25^{\circ}\text{C}$ unless otherwise noted)

Symbol	Rating	Conditions	Rating	Unit
INVERTER PART				
V_{PN}	Supply Voltage	Applied between P- N_U , N_V , N_W	450	V
$V_{PN(surge)}$	Supply Voltage (Surge)	Applied between P- N_U , N_V , N_W	550	V
V_{CES}	Collector-Emitter Voltage		650	V
I_C	Each IGBT Collector Current	$T_C=25^{\circ}\text{C}$, $T_j \leq 150^{\circ}\text{C}$	40	A
I_{CP}	Each IGBT Collector Current (Peak)	$T_C=25^{\circ}\text{C}$, $T_j \leq 150^{\circ}\text{C}$, Under 1ms Pulse Width (Note 1)	80	A
P_C	Collector Dissipation	$T_C=25^{\circ}\text{C}$ per One Chip (Note 1)	139	W
T_j	Operating Junction Temperature		-40~150	$^{\circ}\text{C}$

CONTROL PART

V_{DD}	Control Supply Voltage	Applied between V_{DDH} , V_{DDL} - V_{SS}	20	V
V_{BS}	High-Side Control Bias Voltage	Applied between V_{BU} - V_{SU} , V_{BV} - V_{SV} , V_{BW} - V_{SW}	20	V
V_{IN}	Input Signal Voltage	Applied between IN(UH), IN(VH), IN(WH), IN(UL), IN(VL), IN(WL) - V_{SS}	$-0.5-V_{DD}+0.5$	V
V_{FO}	Fault Output Supply Voltage	Applied between F_O - V_{SS}	$-0.5-V_{DD}+0.5$	V
I_{FO}	Fault Output Current	Sink Current at F_O pin	5	mA
V_{SC}	Current Sensing Input Voltage	Applied between C_{SC} - V_{SS}	$-0.5-V_{DD}+0.5$	V
T_j	Operating Junction Temperature		-40~150	$^{\circ}\text{C}$

BOOSTSTRAP DIODE PART

V_{RRM}	Maximum Repetitive Reverse Voltage		650	V
T_j	Operating Junction Temperature		-40~150	$^{\circ}\text{C}$

TOTAL SYSTEM

$V_{PN(prot)}$	Self-Protection Supply Voltage Limit (Short-Circuit Protection Capability)	$V_{DD}=V_{BS}=13.5\sim 16.5\text{V}$, $T_j=150^{\circ}\text{C}$, Non-Repetitive, $< 2\ \mu\text{s}$	400	V
T_C	Module Case Operation Temperature	See Figure 3	-40~125	$^{\circ}\text{C}$
T_{stg}	Storage Temperature		-40~125	$^{\circ}\text{C}$
V_{iso}	Isolation Voltage	60 Hz, Sinusoidal, AC 1 Minute, Connection Pins to Heat Sink Plate	1500	Vrms

Note 1: These values had been made an acquisition by the calculation considered to design factor.

THERMAL RESISTANCE


Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$R_{th(j-c)Q}$	Junction-to-Case Thermal Resistance (Note 2)	Inverter IGBT Part (per 1/6 module)	-	-	0.9	$^{\circ}\text{C/W}$
$R_{th(j-c)F}$		Inverter FWDi Part (per 1/6 module)	-	-	1.8	$^{\circ}\text{C/W}$

Note 2: For the measurement point of case temperature (T_C), please refer to Figure 3.

ELECTRICAL CHARACTERISTICS ($T_j = 25^\circ\text{C}$ unless otherwise specified.)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit		
INVERTER PART								
$V_{CE(sat)}$		Collector-Emitter Saturation Voltage	$V_{DD}=V_{BS}=15V$ $V_{IN}=5V$	$I_C=40A$, $T_j=25^{\circ}C$	–	1.5	1.8	V
V_F		FWDi Forward Voltage	$V_{IN}=0V$	$I_C=-40A$, $T_j=25^{\circ}C$	–	1.5	1.8	V
HS	t_{on}	Switching Times	$V_{PN}=300V$, $V_{DD}=15V$, $I_C=40A$ $T_j=25^{\circ}C$ $V_{IN}=0V \leftrightarrow 5V$, Inductive Load, See Figure 4 (Note 3)	–	1.5	–	μs	
	$t_{c(on)}$			–	0.2	–	μs	
	t_{off}			–	1.5	–	μs	
	$t_{c(off)}$			–	0.1	–	μs	
	t_{rr}			–	0.1	–	μs	
LS	t_{on}	Switching Times	$V_{PN}=300V$, $V_{DD}=15V$, $I_C=40A$ $T_j=25^{\circ}C$ $V_{IN}=0V \leftrightarrow 5V$, Inductive Load, See Figure 4 (Note 3)	–	1.4	–	μs	
	$t_{c(on)}$			–	0.2	–	μs	
	t_{off}			–	1.4	–	μs	
	$t_{c(off)}$			–	0.1	–	μs	
	t_{rr}			–	0.1	–	μs	
I_{CES}		Collector-Emitter Leakage Current	$V_{CE} = V_{CES}$	–	–	1	mA	

Note 3: t_{on} and t_{off} include the propagation delay of the internal drive IC. $t_{c(on)}$ and $t_{c(off)}$ are the switching times of IGBT under the given gate-driving condition internally. For the detailed information, please see Figure 4.

**Figure 4. Switching Time Definition**

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
CONTROL PART							
I _{QDDH}	Quiescent V _{DD} Supply Current	V _{DDH} =15V, V _{IN(UH,VH,WH)} =0V	V _{DDH} -V _{SS}	–	–	0.1	mA
I _{QDDL}		V _{DDL} =15V, V _{IN(UL,VL,WL)} =0V	V _{DDL} -V _{SS}	–	–	2.0	mA
I _{QBS}	Quiescent V _{BS} Supply Current	V _{DDH} =V _{DDL} =V _{BS} =15V, V _{IN(UH,VH,WH)} =0V	V _{BU} -V _{SU} , V _{BV} -V _{SV} , V _{BW} -V _{SW}	–	–	0.1	mA
V _{FOH}	Fault Output Voltage	V _{DDL} =15V, V _{sc} =0V, V _{FO} Circuit: 10kΩ to 5V Pull-up		4.90	–	–	V
V _{FOL}		V _{DDL} =15V, V _{sc} =1V, I _{FO} =1mA		–	–	0.95	V
V _{SC(ref)}	Short Circuit Trip Level (Note 4)	V _{DDL} =15V	C _{SC} -V _{SS}	0.455	0.48	0.505	V

ELECTRICAL CHARACTERISTICS ($T_j = 25^\circ\text{C}$ unless otherwise specified.) (continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
CONTROL PART						
U_{VDD}	Supply Circuit Under-Voltage Protection	Detection Level	10.3	–	12.5	V
U_{VDDR}		Reset Level	10.8	–	13.0	V
U_{VBSD}		Detection Level	10.0	–	12.0	V
U_{VBSR}		Reset Level	10.5	–	12.5	V
I_{IN}	Input Current (Note 6)	$V_{IN} = 5\text{V}$	0.7	1.0	1.5	mA
$V_{IN(ON)}$	ON Threshold Voltage	Applied between $V_{IN(UH,VH,WH)} - V_{SS}$, $V_{IN(UL,VL,WL)} - V_{SS}$	–	–	2.6	V
$V_{IN(OFF)}$	OFF Threshold Voltage		0.8	–	–	V
OT_{trip}	Over temperature protection (RSN3**07FT Only)	$V_{DDL}=15\text{V}$ Detect LVIC temperature	Trip level		130	$^\circ\text{C}$
OT_{hys}			Hysteresis of trip-reset		10	$^\circ\text{C}$
V_{OT}	Voltage Output for LVIC Temperature (RSN3**07F Only)	$V_{DDL}=15\text{V}$, $T_{LVIC}=25^\circ\text{C}$ See Figure 5 and 6 (Note 5)	0.88	1.13	1.39	V
t_{FOD}	Fault-Out Pulse Width		20	–	–	μs

Note 4: Short-circuit current protection functions only at the low-sides because the sense current is divided from main current at low-side IGBTs. Inserting the shunt resistor for monitoring the phase current at NU, NV, NW terminal, the trip level of the short-circuit current is changed.

Note 5: T_{LVIC} is LVIC temperature and V_{OT} is only for sensing the temperature of LVIC and cannot shut down IGBTs automatically. The relationship between V_{OT} voltage output and LVIC temperature is described in Figure 6. It is recommended to add a ceramic capacitor of 10 nF or more between V_{OT} and V_{SS} to make the V_{OT} more stable. Refer to the application note for this product about usage of V_{OT} .

Note 6: RC coupling at each input might change depending on the PWM control scheme used in the application and the wiring impedance of the application's printed circuit board. The input signal section integrates 5 k Ω (typ.) pull-down resistor. Therefore, when using an external filtering resistor, please pay attention to the signal voltage drop at the input terminal.




Figure 5. Internal Block Diagram and Interface Circuit of V_{OT}




Figure 6. Temperature Profile of V_{OT}




Figure 7. Recommended MCU I/O Interface Circuit

ELECTRICAL CHARACTERISTICS ($T_j = 25^\circ\text{C}$ unless otherwise specified.) (continued)**BOOTSTRAP DIODE/RESISTOR PART**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_F	Forward Voltage	$I_F=0.01\text{A}$, $T_j=25^\circ\text{C}$	See Figure 8	1.6	–	V




Figure 8. Characteristics of Bootstrap Diode

RECOMMENDED OPERATING RANGES

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{PN}	Supply Voltage	Applied between P–N _U , N _V , N _W	–	300	400	V
V_{DD}	Control Supply Voltage	Applied between V _{DDH} –V _{SS} , V _{DDL} –V _{SS}	13.5	15.0	16.5	V
V_{BS}	High-Side Control Bias Voltage	Applied between V _{BU} –V _{SU} , V _{BV} –V _{SV} , V _{BW} –V _{SW}	13.0	15.0	18.5	V
dV_{DD}/dt , dV_{BS}/dt	Control Supply Variation		–1	–	+1	V/μs
t_{dead}	Blanking Time for Preventing Arm – Short	For Each Input Signal	1.0	–	–	μs
f_{PWM}	PWM Input Signal	$-40^\circ\text{C} \leq T_C \leq 125^\circ\text{C}$, $-40^\circ\text{C} \leq T_j \leq 150^\circ\text{C}$	–	–	20	kHz
PWIN(ON)	Minimum Input Pulse Width	(Note 7)	0.7	–	–	μs
PWIN(OFF)			0.7	–	–	
T_j	Junction Temperature		–40	–	+150	°C

Note 7: This product might not make output response if input pulse width is less than the recommended value.

PACKAGE MARKING AND ORDERING INFORMATION

Device	Device Marking	Package	Shipping
RSN34007F	RSN34007F	GPM24-AA	480 ea/box
RSN34007FT	RSN34007FT	GPM24-AA	480 ea/box

MECHANICAL CHARACTERISTICS AND RATINGS

Parameter	Conditions	Min	Typ	Max	Unit
Device Flatness	See Figure 9	-50	-	120	μm
Mounting Torque	Mounting Screw: M3	0.59	0.69	0.78	N·m
Terminal Pulling Strength	Control terminal : Load 5N Power terminal : Load 10N	10	-	-	s
Terminal Bending Strength	Control terminal : Load 5N Power terminal : Load 10N 90 degree Bend	2	-	-	times
Weight		-	9.6	-	g






Figure 9. Flatness Measurement Position

TIME CHARTS OF GPMs PROTECTIVE FUNCTION




- 1: Normal operation: IGBT ON and carrying current.
- 2: Under-voltage detection (UVDDD).
- 3: IGBT OFF in spite of control input condition.
- 4: Fault output operation starts with a fixed pulse width (min. 20us).
- 5: Under-voltage reset (UVDDR).
- 6: Normal operation: IGBT ON and carrying current by triggering next signal from LOW to HIGH.

Figure 10. Under-voltage Protection (Low-side)




- 1: Normal operation: IGBT ON and carrying current.
- 2: Under-voltage detection (UVBSD).
- 3: IGBT OFF in spite of control input condition, but there is no fault output signal.
- 4: Under-voltage reset (UVBSR).
- 5: Normal operation: IGBT ON and carrying current by triggering next signal from LOW to HIGH.

Figure 11. Under-voltage Protection (High-side)



- 1: Normal operation: IGBT ON and carrying current.
- 2: LVIC temperature exceeds OT trip level (OT_{trip}).
- 3: All low-side IGBTs OFF in spite of control input condition.
- 4: Fault output operation starts with a fixed pulse width (min. 20us).
- 5: LVIC temperature drop to OT reset level.
- 6: Normal operation: IGBT ON and carrying current by triggering next signal from LOW to HIGH.

Figure 12. Over-temperature Protection (RSN307FT only)**



- 1: Normal operation: IGBT ON and carrying current.
- 2: Short-circuit current detection (SC trigger).
- 3: All low-side IGBTs gates are hard interrupted.
- 4: All low-side IGBTs turn OFF.
- 5: Fault output operation starts with a fixed pulse width (min. 20us).
- 6: Input HIGH – IGBT ON state, but during the active period of fault output, the IGBT doesn't turn ON.
- 7: Fault output operation finishes, but IGBT doesn't turn on until triggering the next signal from LOW to HIGH.
- 8: Normal operation: IGBT ON and carrying current.

Figure 13. Short-circuit Current Protection (Low-side Operation Only)





Figure 14. Typical Application Circuit

1. To avoid malfunction, the wiring of each input should be as short as possible (less than 2–3 cm).
2. Fault output is an open-drain type. This signal line should be pulled up to the positive side of the MCU or control power supply with a resistor that makes I_{FO} up to 1 mA. Please refer to Figure 7.
3. Input signal is active-HIGH type. There is a 5 k Ω resistor inside the IC to pull-down each input signal line to GND. RC coupling circuits should be adopted for the prevention of input signal oscillation. RC time constant should be selected in the range 50~150 ns (recommended R = 100 Ω , C = 1 nF). Please refer to Figure 7.
4. Each wiring pattern inductance of point A should be minimized (recommend less than 10 nH). Use the shunt resistor Rsh of surface mounted (SMD) type to reduce wiring inductance.
5. To insert the shunt resistor to measure each phase current at N_U , N_V , N_W terminal, it makes to change the trip level I_{SC} about the short-circuit current.
6. To prevent errors in the protection function, the wiring of point B should be as short as possible.
7. For stable protection function, use the sense resistor Rsh with resistance variation within 1% and low inductance value.
8. In the short-circuit protection circuit, select the RC time constant of protection circuit in the range 2.0~2.5 μ s.
9. Each capacitor C1 should be mounted as close to the pins of the GPM product as possible.
10. To prevent surge destruction, the wiring between the smoothing capacitor C2 and the P & GND pins should be as short as possible. The use of a high-frequency non-inductive capacitor of around 0.1~0.22 μ F between the P & GND pins is recommended.
11. Relays are used in most systems of electrical equipment in industrial application. In these cases, there should be sufficient distance between the MCU and the relays.
12. The Zener diode or transient voltage suppressor should be adopted for the protection of ICs from the surge destruction between each pair of control supply terminals (recommended Zener diode is 22V/1W, which has the lower Zener impedance characteristic than about 15 Ω).
13. C3 of around seven times larger than bootstrap capacitor C4 is recommended.
14. Please choose the electrolytic capacitor with good temperature characteristics in C4. Choose 0.1~0.2 μ F R-category ceramic capacitors with good temperature and frequency characteristics in C1.
15. For stable analog voltage output for LVIC temperature, please use ceramic capacitor for C5.

PACKAGE DIMENSIONS



Disclaimer

- The specifications and performance of the product stated in this document are based on the information provided in the datasheets from Raonsemi. Raonsemi may change the specifications without prior notice. Therefore it is recommended that customer contact Raonsemi for the latest product information.
- The information in this document is provided solely for informational purposes and does not guarantee suitability for specific applications or uses. User must thoroughly review and confirm the product's specifications and performance for their specific applications.
- Raonsemi does not guarantee the accuracy or completeness of the information contained in this document and disclaims all warranties regarding the product's suitability, reliability, or fitness for any particular purpose. All responsibility for the product's performance lies with the user.
- Before using the product, relevant safety regulations and electrical standards must be strictly followed. Users are responsible for reviewing and ensuring the product's safety and compliance with regulations.
- Raonsemi assumes no liability for any direct, indirect, incidental, or consequential damages resulting from the use of this product. The user is responsible for any damages caused by the product's use.
- This document does not guarantee that its content does not infringe on third-party intellectual property rights. Users should ensure that the product's use does not infringe on any third-party rights.